



Ramon Chips is named in memory of Col. Ilan Ramon, Israeli astronaut who died on board the Columbia space shuttle, 1/2/2003

# Advanced Features in RadSafe™ technology

Tuvia Liran [tuvia@ramon-chips.com ]

Ran Ginosar [ran@ramon-chips.com ]

Ramon-Chips Ltd., Israel



# Outline

- RadSafe™ technology for 130nm
- All digital DLL
- Multi-IO buffer
- Mini-SERDES
- DDR2 interface
- SpaceFiber SERDES


# Selecting next generation technology

Parameter	0.13 $\mu$ technology	Smaller geometries	Comments
Maturity & Reliability	+ More mature	- NBTI - TDDB	
Performance		+ Higher speed + Higher integration	<ul style="list-style-type: none"> <li>• TDDB might limit supply voltage</li> <li>• SET filtering limits speed</li> </ul>
Radiation hardening	+ Good TID & SEL	+ Good TID & SEL - More sensitive to SEU/SET	<ul style="list-style-type: none"> <li>• High speed = high SEU/SET sensitivity</li> </ul>
Power		+ 15% less per generation	<ul style="list-style-type: none"> <li>• Mostly affected by supply voltage</li> </ul>
Cost	+ 8" wafers + \$250K / mask set	- 8" / 12" wafers - \$1M mask set - Higher EDA cost	<ul style="list-style-type: none"> <li>• RET increases mask cost</li> <li>• Xtalk is worse at small geometries</li> </ul>
Availability	+ Available in Tower, iHP	- Available in large foundries only (ST, Lfoundry, ...)	<ul style="list-style-type: none"> <li>• Large foundries less willing to service space industry</li> </ul>

# RadSafe™ 0.13μ technology


- Density:
  - Logic > 120 K gates / mm<sup>2</sup> (40K at 0.18μ)
  - SRAMs > 200 Kbit / mm<sup>2</sup> (80K at 0.18μ)
- Power < 40% of 0.18μ
- Speed > 250MHz [ for large chips ]
- SRAM cell size 4.4μ<sup>2</sup>
- Max core size 4048x72 = 290 Kbit (=32Kbyte +ECC)
  - Larger cores assembled with digital logic
  - EDAC added with digital logic

# RADIC4: Test chip for RadSafe\_013 technology




# Fault tolerant all-digital DLL

- Multiply frequency by 1/2/4
- Input frequency: 40-200MHz
- Output frequency:  $\leq 400$ MHz
- Fully digital
- Over-frequency detector guarantees locking
- Fast locking / immediate re-locking
- Low power / small area
- Radiation hardened



# Fast configurable multi-IO buffer




- LVDS input/output ( $>800Mbps$ )
- SSTL2/SSTL18 input/output ( $>400Mbps$ )
- LVTTTL/LVCMOS25/LVCMOS18 input/output
- Tunable drive strength of LVDS
- Configurable ODT of 150/75/50 ohm/pin (single ended)
- Configurable ODT of 300/150/100 ohm/pair
- Calibrated ODT
- ODT referenced to VTT (= 1.2/0.9V)
- Independent power domain (2.5/1.8V)

# Comparing termination concepts for SSTL18


- Without VTT [common]

- Consumes DC current
- Switch supply current
- Termination of 50/75/150Ω



- With VTT [RadSafe]


- No DC current
- No switching of supply current
- Requires VTT pin for balancing to  $VDDQ/2$
- Termination of 50/75/150Ω






# Comparing termination concepts for LVDSI

- Without VTT [common]
  - 100Ω termination only




- With VTT [RadSafe]
  - Adjustable termination resistance (300/150/100Ω)
  - Wide common mode range
  - Tolerant to discontinuities
  - Requires VTT




# Mini-SERDES architecture

- 4 bits per LVDS signal pair
- Typical data rates – 4x200MHz <-> 1x800MHz
- Fully digital implementation
- Configurable ODT – low power, no extra components



# De-serializer concept

- Performs Automatic Timing Adjustment per bit
- Performs Eye Opening by over sampling
- Performs Bit Alignment by locking to SYNC pattern
- Does not require on-board balancing of trace length




# Advantages of mini-SERDES I/F

- High data rate
- Low latency – no encoding & decoding
- Robust differential signaling, low EMI
- Low power and low switching noise
- Almost unconstrained PCB routing
- No passives on board
- Fully implemented by rad-hard digital circuits
- Low area

# DDR2 interface

- Enables interfacing with DDR2 memories
- Enables DDR2\_400/533 (package dependent)
- Integrates “soft IP core” controller & PHY
- I/O block includes:
  - Multi-IO buffers configured as SSTL18
  - Proprietary CDR for dynamic timing alignment



# EU R&D: SpaceFibre SERDES

- 2.5 Gbit/sec *SpaceFibre*
- EU FP7 project “VHiSSI” (2012-2014)
- With:
  - Astrium (DE)
  - Star-Dundee (UK)
  - iHP (DE)
  - EIT (IT)
  - ACE-IC (IL)



# Summary

- RadSafe\_130 technology with improved standard cells, SRAMs and ADDLL provides state-of-the-art performance, very high reliability, radiation hardening and affordable prices
- Configurable multi-IO buffers enable high data rate
  - When using LVDS or SSTL signaling and ODT
- DDR2 interface under development
  - Soft digital IP cores and multi-IO buffers
- SpaceFibre SERDES under development
  - Enabling 2.5 Gbps data communication
- These enhancements will enable the implementation of >10GIPS RC64 many-core chip